			07 Rec'd PGT/PTS 3 0 MAR 2001
ORM PTO-139 EV 11-98)		OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NUMBER
TF		TO THE UNITED STATES	KSN0012
	DESIGNATED/ELECTE	` ′	U.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR
	CONCERNING A FILIN		09/806401
	TONAL APPLICATION NO. PCT/DE99/03247	INTERNATIONAL FILING DATE 08 October 1999	PRIORITY DATE CLAIMED 09 October 1998
	PC17DE99/03247 NVENTION	US OCIONEL 1727	US OCTOBEL 1220
LECTR	RONIC MODULE, ESPECIAI		H MULTI-LAYER METALLIZATION
	RRESPONDING PRODUCT	ION METHOD	
	T(S) FOR DO/EO/US	T. T. D.M.	
larry 110	edler, Gregor Feiertag, Peter 1	Deml, and Franz Petter	
-nlicent h	harawith submits to the United Sta	tes Designated/Elected Office (DO/EO/US) the	- following items and other information
		-	_
1. ⊠ 2 □		tems concerning a filing under 35 U.S.C. 371.	
2. □		UENT submission of items concerning a filing in national examination procedures (35 U.S.C.	
3 D	examination until the expiration	in national examination procedures (35 U.S.C. of the applicable time limit set in 35 U.S.C. 37	371(1)) at any time rather than delay 71(b) and PCT Articles 22 and 39(1).
4 × ×	A proper Demand for Internation	al Preliminary Examination was made by the 1	19th month from the earliest claimed priority date.
5 🛮		ication as filed (35 U.S.C. 371 (c) (2))	1
100 A 100 A 100 A		(required only if not transmitted by the Interna	ational Bureau).
use Tr	•	the International Bureau.	'
7	-	pplication was filed in the United States Receiv	
6. 🛮		Application into English (35 U.S.C. 371(c)(2))).
7. 🗵	A copy of the International Search	• •	
8 🗆		International Application under PCT Article 1	. , , , , ,
Hann Hann		h (required only if not transmitted by the Intern	national Bureau).
Harris Ha		by the International Bureau.	
		owever, the time limit for making such amendm	nents has NOT expired.
	d. have not been made and		
9. □ 0. ⊠		to the claims under PCT Article 19 (35 U.S.C. enter(s) (35 U.S.C. 371 (c)(4))	. 371(c)(3)).
.0. ⊠ 1. ⊠	An oath or declaration of the inve		i
1. ⊠ 2. ⊠		minary Examination Report (PCT/IPEA/409).	The surface DOT Audials 26
2. es	A translation of the annexes to the $(35 \text{ U.S.C. } 371 \text{ (c)}(5)).$	ne International Preliminary Examination Repor	rt under PC1 Article 30
Items 1	3 to 20 below concern document((s) or information included:	
3. 🗆	An Information Disclosure State	ement under 37 CFR 1.97 and 1.98.	
4.		ording. A separate cover sheet in compliance v	with 37 CFR 3.28 and 3.31 is included.
5. 🗵	A FIRST preliminary amendmen		
6.	A SECOND or SUBSEQUENT	preliminary amendment.	
7. 🗆	A substitute specification.		
8. 🗆	A change of power of attorney an		
	3-7	Mail	
.o. 🗆	Other items or information:		-
	Check No. in the amo	ount of \$860.00, Copy of Change of Applican	ıt

U.S. A	PPLICA	NOIT.	NO.	(IF K)	ZWN,	Üj	7 CFR	INTERNA'I				NO.					OCKET NUMBER
		-							PCT/I	DE99/032	47			<u>. </u>	KS	SN0	0012
21.						submit								CA	LCULATION	\s_	PTO USE ONLY
	Neithe intern	er inte	rnati il sea	onal prch fe	orelimi e (37 (inary ex	445(a)(2):	(5)): n fee (37 CFR paid to USPT by the EPO o	m í			\$1,0	00.00				
×	Intern	ationa	ıl pre	limin	arv exa	aminati	on fee (37	CFR 1.482) red by the EPC	not paid	d to			60.00				
	Intern	ationa	l pre	limin	arv exa	aminati	on fee (37	CFR 1.482) 1 (2)) paid to U	not naid	d to HSPT	<u> </u>		10.00				
	Intern	ationa	ıl nre	limin	arv eva	minati	on fee nai	d to USPTO (T Article 33((27 CEI	0 1 400)			90.00				
	Intern	ationa	ıl nre	limina	arv exa	minati	on fee naid	d to USPTO (ticle 33(1)-(4)	(37 CEE	2 1 492)			00.00				
			H	ENT	ER A	APPI	ROPRI	ATE BAS	SIC F		OU.				\$860.00		
months	from 1	\$130.0 the ear	00 fo	claim	ned prio	ority d	late (37 CI	eration later the FR 1.492 (e)).	ian	□ 2	0	□ 3	30		\$0.00		
3 2	IMS		<u> </u>	N		ER FIL		NUMB		TRA		RAT				·	
Total cl Indeper		laime			9	****	20 =		0	····	X	\$18.			\$0.00	L	
2.6				ims (icable).	l	U		х	\$80.0	J0		\$0.00 \$0.00	┢	
THE STATE OF THE S		VII.						ABOVE	CAL	CULAT	TO]		=	-	\$860.00	\vdash	
Reducti	on of	1/2 for filed (r filir Note	ig by 37 C	small	entity.	if applical	ble. Verified eck if applica	Small I					· · · · · · · · · · · · · · · · · · ·	\$0.00		
in with										SUB'	TO	ΓAL	=		\$860.00	\vdash	
Process months	ing fee from t	of \$1	30.0 liest	0 for claim	furnish ed pric	ing the	English t ate (37 CF	translation late R 1.492 (f)).	er than			☐ 3	0 +		\$0.00		
ESI FIL								TOTAL	NA7	ΓΙΟΝΑΙ	L FI	EE	=		\$860.00	<u> </u>	
Fee for accomp	record anied l	ing th	e enc	losed opriate	assign e cover	ment (r sheet	37 CFR 1 (37 CFR 3	.21(h)). The a	accionn	ent must h					\$0.00		
ļ.i.								TOTAL				ED	=		\$860.00	\vdash	
						_									int to be: efunded	\$	·····
															harged	\$,,,,,,
	Please A dup	chargolicate	ge my e copy ssion	y Dep y of th	osit Ac		No. aclosed.	to cover the arge any fees A duplicate co	in the	amount of	uired	, or cr	edit any		cover the abov	∕e fe	ees.
э/(а)	or (b)) mus	st be	mea :	and gr	ranted	under 37 to restore	CFR 1.494 of the applicat	r 1.495 ion to p	has not be pending sta	een n atus.	net, a	petitior	to re	vive (37 CFR		
SEND A	LL CO	ORRE	SPO	NDE	NCE T	O:				-		5	$\sqrt{2}$	1	7 PP.		
Eric J. Baker of 205 We Suite 2: South I	& Dan est Jeff 50 Bend, l	iels erson	601								Eri NA				June		
Telepho Fax: (2				149							REC	rch 3	ATION 0, 200		ИBER		
									l		DA	IE					

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:						
	Harry Hedler, Gregor Feiertag, Peter Deml, and Franz Petter					
Filed:	PCT/DE99/03247 October 8, 1999)				
For:	ELECTRONIC MODULE, ESPECIALLY A MULTICHIP MODULE, WITH MULTI-LAYER METALLIZATION AND CORRESPONDING PRODUCTION METHOD	7)))				

Commissioner for Patents and Trademarks Washington DC 20231

Dear Sir:

PRELIMINARY AMENDMENT

In the above-mentioned PCT application, please accept the enclosed application under the national stage pursuant to 35 USC § 371 and amend the application as follows:

In the Claims:

Please replace claims 1-8 of the application with claims 1-9 as follows:

1. An electronic module, in particular a multichip module, comprising a multilayer wiring having at least one IC component applied on the component side thereof, said module being unilaterally covered on the component side with a hermetic case, and comprising contact pads on the bottom side of the module through for contacting and integration of the module to a next higher assembly group level, the bottom side of the multilayer wiring constituting directly, without additional wiring substrate, the bottom side of the module, the component side of the multilayer wiring adhering to the hermetic case with

-1-

90397_1.DOC

its portions that are free from components, said hermetic case being formed by plastics overmolding, and in that the multilayer wiring has a height of less than approximately $100 \, \mu m$.

- 2. A module according to claim 1, wherein the multilayer wiring is constituted by a sequence of structured metal planes which are electrically separated from each other by insulating layers and between which purposeful electric connections are established through vias.
- 3. A module according to claim 1, wherein solderable material is applied to the contact pads on the bottom side of the multilayer wiring, electrically connected to the component level through vias, for establishing contact with the next assembly group level.
- 4. A module according to claim 3, wherein the solderable material is applied in the form of solder balls
 - 5. A method of making an electronic module according to claim 1, in which
 - a multilayer wiring having contact pads on the bottom side thereof is applied only to the top side of a plate-shaped wiring substrate of rigid material,
 - IC components and additional electronic components, respectively, are electrically and mechanically connected to the component level of the multilayer wiring,

the component side of the multilayer wiring is provided with a hermetic case adhering in the portions thereof that are free from components,

- the rigid substrate material is removed again thereafter and the bottom side of the multilayer wiring which constitutes the bottom side of the module, is exposed, and

said hermetic case is formed by unilateral plastics overmolding.

6. A method according to claim 4, wherein, prior to removal of the particular metallic substrate material in portions located underneath the contact pads, pits are etched into the wiring substrate from the bottom side, with solderable material being introduced into said pits thereafter.

-2-

90397_1.DOC

- 7. A method according to claim 4, wherein the removal of the particular metallic substrate material takes place by dissolution of the same.
- 8. A method according to claim 7, wherein the dissolution takes place by wet chemical etching.
- 9. A method according to claim 4, wherein the removal of the substrate material takes place by stripping the wiring substrate from the multilayer wiring.

90397_1 DOC -3-

REMARKS

Applicants respectfully request that the above preliminary amendment be entered, and that the fees due herewith are calculated using the new claims, not the claims of the PCT application.

Respectfully submitted,

Eric J. Groen, Reg. No. 32,230 BAKER & DANIELS 205 West Jefferson Blvd., Suite 250

South Bend IN 46601

(219) 234-4149

Ruff Char

that they with

10

15

25

35

1/12

Specification

5 Electronic Module, in Particular a Multichip Module, Comprising a Multilayer Wiring and Method of Making the

The invention relates to an electronic module, in particular a multichip module, comprising a multilayer wiring having at least one IC component applied on the component side thereof, said module being unilaterally covered on the component side with a hermetic case, and comprising contact pads on the bottom side of the module through which contacting and integration of the module to a next higher assembly group level can be established.

The invention moreover relates to a method of making an electronic module, in particular a multichip module, comprising a multilayer wiring.

The increasing reduction in size and growing speed of integrated circuits meets with increasing demands on the extension and connection technology thereof. Multichip modules have been known for some tome through which an intermediate carrier substrate with high wiring density, HDI (High Density Interconnect), is introduced into the hierarchy of the system structure as an additional level. Typical in this respect is the use of a plurality of unpackaged chips as well as a high area coverage of the multichip substrate. A similar known new development relates to the chip size package (CSP) in which a single unpackaged chip is applied to an intermediate carrier substrate which is hardly larger than the chip area and in which the space-saving contacting to the next architectural level directly under the chip area is utilized.

45

50

55

60

70

The essential features of today's packages for singlechip or multichip applications are the lateral dimension, the construction height, the heat dissipation and the pitch in the next architectural level. The utilization of the known quad flat pack (QFP) packages, in addition to the relatively low degree of chip coverage (chip area/component area) and the relatively high construction height, involves the additional disadvantage of the transition to extremely small pitches on the motherboard with high pincount of the chips. There is also known an additional package type, the ball grid arrays (BGA). In case of these, small solder balls applied over the area or in sheet-like manner on the bottom side of the module in a relatively coarse grid pattern, constitute the terminals. By means of BGA constructions, the arrangement of the contacts in sheet-like manner assists in mitigating the problems concerning the pitch, and the construction height can be reduced in principle. However, the manufacture of conventional laminate/plastics interconnects, in particular for high-density wirings, results in technical detours and disadvantageous product properties. In total, the current situation presents itself as follows:

The technologies of circuit board production render possible wiring substrates permitting electric through-contacting from the chip side to the bottom side by means of plated-through holes that can be made in relatively simple manner. They are less advantageous as regards the production of constructional shapes of small lateral dimensions, in particular for multichip modules, as the wiring densities are too low. Furthermore, in particular vias between the conductive track levels are not positioned in sufficiently exact manner due to the shrinkage of the laminate materials. There are left uncertainties of typically up to 200 µm, and this is brought to regis-

100

105

110

tration by a coarser design of the structure around the via (land). Due to the shrinkage, high-density wiring substrates can be realized only if the production is not carried out on the inexpensive large panels, for example of 600 x 600 mm, but on extremely small ones, for example of 150 x 150 mm. Large-format production in circuit board technology thus involves high costs comparable to those in thin-film technology.

The technologies of thin-film production permit high wiring densities due to their processes employing fine structures, and there is no shrinkage problem due to the rigid substrate materials (the substrate proper for the multilayer wiring consists of ceramic, silicon, glass or metal). However, there are problems arising with other aspects of this technology, in particular as regards the cost-intensive detours, such as drilling or punching holes in the rigid core materials, adjustment problems, metallization of the holes, etc., as necessary in realizing the electrical connection from the substrate top side to the substrate bottom side. In addition thereto, the density of the plated-through holes is restricted by the substrate thickness and the respective technology for making the hole. In general, there is poor compatibility between the technology of substrates with holes on the one hand and processes in thin-film technique, for example spin coating, on the other hand. Finally, there is also a high risk of breakage of the substrates in the thin-film process which moreover does not permit a simple change to inexpensive large-format production, either.

It is the object of the present invention to provide an improved module of the type indicated at the outset, having in particular a reduced construction height, and to indicate a method of making the same.

With a module of the type indicated at the outset, this object is met in that the component side of the multilayer wiring adheres to the hermetic case with its portions that are free from components, and in that the bottom side of the multilayer wiring having a height of less than approx. 100 μ m, directly, i.e. without additional wiring substrate, constitutes the bottom side of the module.

120

125

130

115

With a method of the type indicated at the outset, the object is met in that a multilayer wiring having contact pads on the bottom side thereof is applied only to the top side of a plate-shaped wiring substrate of rigid material, that IC components and additional electronic components, respectively, are electrically and mechanically connected to the component level of the multilayer wiring, that the component side of the multilayer wiring is provided with a hermetic case adhering in the portions thereof that are free from components, and in that the rigid substrate material is removed again thereafter and the bottom side of the multilayer wiring, which constitutes the bottom side of the module, is exposed.

Further developments of the invention are subject matter of the dependent claims.

The invention will be elucidated in more detail hereinafter by way of embodiments in connection with the drawing figures in which

Figs. 1A to 1D show cross-sectional side views of successive stages of the manufacturing process according to the invention in a first embodiment,

145

Figs. 2A to 2F show corresponding views of another embodiment,

150 Figs. 3A to 3F show corresponding views in a further embodiment.

The invention achieves the desired improvements in that not only the processes of the interconnect production proper are taken into consideration, but in that the overall process for making a BGA standard package is incorporated in the rationalization and restructuring of the process sequences according to the invention and thus of the module itself. According to the invention, it is possible to produce ultra-thin modules although the utilization of the advantages of thin-film technique, i.e. in particular the use of rigid substrate materials or materials of high temperature stability (up to 400 °C) is maintained on the one hand, whereas on the other hand a high wiring density can be achieved in unrestricted manner and large-size panels, for example 400 x 400 mm, can be used for the production. In addition thereto, there is the advantage that process steps can be dispensed with.

170

175

180

185

155

160

165

Fig. 1A shows a metallic wiring substrate 1 having already applied on the top side thereof the interconnect proper, i.e. the multilayer wiring 2, which is constituted by a sequence of structured metal planes or levels that are electrically separated from each other by insulating layers and between which purposeful electric connections are established through vias. Suitable substrate materials are, for example, copper or aluminium. It is of crucial importance that the multilayer wiring 2 actually is applied on the substrate top side only and that there are no plated-through holes made from the top side to the bottom side of wiring substrate 1. Fig. 1 shows a module in which, compared with Fig. 1A, two additional production steps have been carried out, namely mechanical and electrical connection of one or more

195

200

205

210

215

220

chips 3 and, optionally, of additional electronic components to the component side of the multilayer wiring 2, for example by chip and wire bond technique or flip chip technique, with the equipped system being then brought into the configuration of a standard package by unilateral plastics molding (overmold), cp. case 4. The largest part of the component area, i.e. of the top side of the multilayer wiring 2, is free from components so that the casting or adhesive compound 4 applied can establish sufficient adhesive areas 5 towards the multilayer wiring 2. In particular, the usual casting compounds may be employed as these are compatible anyway, i.e. capable of adhering, to the insulating materials used as uppermost layer of the multilayer wiring 2, such as polyimide, PBO, BCB or ormocere.

Fig. 1C shows a module in which the next process step, the removal of the substrate material 1, has already been carried out. This can be achieved, for example, by dissolution of the substrate material, in particular by wet chemical etching in one of the etch plants usual in the trade, as used for example in high-integration semiconductor technology. Thereafter and due to this, the contact pads 6 on the bottom side of the multilayer wiring 2, which by means of vias and connections to the conductive track system are to ensure the electrical contact of the components 3 of the module to the contacts of the next higher assembly group level, of course are exposed as well. As shown in Fig. 1D, this is usually followed by the application of solderable material, in particular soldering balls 7, to the contact pads 6 for establishing contact to the module. A passivation layer 15 may be provided to permit easier testing of the module later on, cp. Fig. 1B. Basically, e.g. plastics material is possible as substrate material as well.

230

235

240

245

250

255

While Figs. 2A and 2B correspond to the manufacturing steps according to Fig. 1A and 1B, Figs. 2C and 2F show embodiments differing therefrom. Fig. 2C shows the result of etching pits 8 into the substrate material from the bottom side, so that the contact locations, i.e. the contact pads 6 on the bottom side of the multilayer wiring 2 are exposed. Thereafter, solderable material 9 (e.g. SnPb) can be introduced into the pits 8 by electroplating, or solder balls 7 can be introduced into the pits 8 by standard processes, cp. Fig. 1D. Only thereafter is the removal of the wiring substrate 1 carried out, with modules according to Fig. 2E or 2F being the final result depending on the type of solder material 8, 9 chosen.

As an alternative to the removal of the substrate material by dissolution as described hereinbefore, another suitable possibility of separation consists in stripping the wiring substrate 1 from the multilayer wiring 2. This can be realized in particular by application of an intermediate layer between multilayer wiring 2 and wiring substrate 1. For example, a low melting point material, e.g. solder, or an adhesive is well suited, which at the end of the molding process permits separation of the module from the wiring substrate 1, for example, by means of an additional heat treatment step. Figs. 3A to 3E display a process sequence in which a solder layer 10 as intermediate layer is applied to the substrate material first, which then is covered with a structured insulating layer 11. According to Fig. 3C a structured metal plane 12 is made, which according to Fig. 3D is equipped with electronic components and covered by a hermetic case 4. Fig. 3E shows the final result after heating of the solder layer 10 and removal of the wiring substrate 1, with harmless residues of the solder layer 10 being left at the solder pads 10, and only there. Within the conductive track system of the multilayer

280

wiring 2, which in this special case permitting particularly inexpensive production consists of one single
metal and one single insulating layer 12 and 11 only,
the metal lands 13 and 14 are connected to each other.
When an adhesive is used as intermediate layer, care
should be taken that the same is as residue-free as possible, or post-cleaning should be provided for.

According to the invention, the result achieved consists in a module in the form of a BGA standard package having an extremely low assembly height, since the sole remaining multilayer wiring 2, the interconnect proper, has an assembly height of less than approx. 100 μm , mostly even less than 60 μm . Due to the fact that the chips 3 in thinned form typically have a height of approx. 300 μm and the hermetic case 4 once more takes a similar height, minimum package heights (without balls) of approx. 600 μm can be achieved according to the invention, whereas for example in laminate technology the known interconnect alone, i.e. the wiring substrate with the multilayer wiring arranged thereon has a height between 500 μm and 1000 μm .

Translation of Amended Pages

5 Claims

10

15

1. An electronic module, in particular a multichip module, comprising a multilayer wiring having at least one IC component applied on the component side thereof, said module being unilaterally covered on the component side with a hermetic case, and comprising contact pads on the bottom side of the module through which contacting and integration of the module to a next higher assembly group level can be established, the bottom side of the multilayer wiring (2) constituting directly, i.e. without additional wiring substrate (1), the bottom side of the module,

characterized in

- that the component side of the multilayer wiring (2) adheres to the hermetic case (4) with its portions that are free from components, said hermetic case (4) being formed by plastics overmolding, and in that the multilayer wiring (2) has a height of less than approx. 100 μm.
- A module according to claim 1, characterized in that the multilayer wiring (2) is constituted by a sequence of structured metal planes
 (12) which are electrically separated from each other by insulating layers (11) and between which purposeful electric connections are established through vias.
- 35 3. A module according to claim 1 or 2, characterized in that, for establishing contact with the next assembly group level, solderable material

55

- (7, 9), in particular solder balls (7), are applied to the contact pads (6) on the bottom side of the multilayer wiring (2) which are electrically connected to the component level through vias.
 - 4. A method of making an electronic module according to claim 1, in which
- a multilayer wiring (1) having contact pads (6) on the bottom side thereof is applied only to the top side of a plate-shaped wiring substrate (1) of rigid material,
 - IC components and additional electronic components (3), respectively, are electrically and mechanically connected to the component level of the multilayer wiring (2),
 - the component side of the multilayer wiring (2) is provided with a hermetic case (4) adhering in the portions thereof that are free from components,
 - and the rigid substrate material is removed again thereafter and the bottom side of the multilayer wiring (2), which constitutes the bottom side of the module, is exposed,
- characterized in that said hermetic case is formed by unilateral plastics overmolding.
- 5. A method according to claim 4,

 65 characterized in that, prior to removal of the in
 particular metallic substrate material in portions
 located underneath the contact pads (6), pits (8) are
 etched into the wiring substrate (1) from the bottom
 side, with solderable material (7, 9) being intro
 duced into said pits (8) thereafter.
 - 6. A method according to claim 4 or 5,

80


85


characterized in that the removal of the in particular metallic substrate material takes place by dissolution of the same.


7. A method according to claim 6, characterized in that the dissolution takes place by wet chemical etching.


8. A method according to claim 4 or 5, characterized in that the removal of the substrate material takes place by stripping the wiring substrate (1) from the multilayer wiring (2).














2/4







3/4






FIG 2E






FIG 2 F



4/4



Docket No.	
KSN0012	

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

ELECTRONIC MODULE, ESPECIALLY A MULTICHIP MODULE, WITH MULTI-LAYER **METALLIZATION**

the	specification of which	
(ch	eck one)	
X	is attached hereto.	
	was filed on	as United States Application No. or PCT International
	Application Number	
	and was amended on	
		(if applicable)
	ereby state that I have reviewed and underlying the claims, as amended by any am	erstand the contents of the above identified specification,

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Applica	Priority Not Claimed		
DE 198 46 662.5	Germany	9 October 1998	
(Number)	(Country)	(Day/Month/Year Filed)	
(Number)	(Country)	(Day/Month/Year Filed)	
		(24)////////////////////////////////////	
(Number)	(Country)	(Day/Month/Year Filed)	

	application(s) listed below:		Section	119(e)	OI	any	United	States	provisiona
-	(Application Serial No.)	(Fili	ng Date)						
-	(Application Serial No.)	(Fili	ng Date)						
-	(Application Serial No.)	(Fili	ng Date)						

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

PCT/DE99/03247	8 October 1999	Pending
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Eric J. Groen, 32,230

Gerard T. Gallagher, 39,679

Robert D. Null, 40,746

Daniel Tychonievich, 41,358

Deborah R. Beck, 37,370

Michael D. Beck, 32,722

Kevin R. Erdman, 33,687

John F. Hoffman, 26,280

Anthony Niewyk, 24,871

Nancy G. Tinsley, 37,098

Arthur R. Whale, 18,778

Send Correspondence to: Eric J. Groen

Baker & Daniels

205 West Jefferson Blvd., Suite 250

South Bend, IN 46601

Direct Telephone Calls to: (name and telephone number)

Eric J. Groen (219)234-4149

1	Full name of sole or first inventor Harry Hedler		
Z	Sole or first inventor's signature	.?@	Date
	Residence Pelargonienweg 50 A, D-81377 Munchen, Germany	Jahnstrasse 8, D-82110 Germering	DEV
	Citizenship German	Rarry Dedler	
	Post Office Address Pelargonienweg 50 A, D-81377 Munchen, Germany	Jahnstrasse 8, D-82110 Germering	

Full name of second inventor, if any Gregor Feiertag	
Second inventor's signature	Date
Residence Ruffinistrasse 22, D-80637 Munchen, Germany	
Citizenship German	· · · · · · · · · · · · · · · · · · ·
Post Office Address Ruffinistrasse 22, D-80637 Munchen, Germany	

Full name of third inventor, if any		ž.
Peter Deml		
Third inventor's signature		Date
Residence	,)))	
Jagerweg 11, D-83620 Feldkirchen-Wes Citizenship	terham, Germany	
German		
Post Office Address		
Jagerweg 11, D-83620 Feldkirchen-Wes	ernam, Germany	
Full name of fourth inventor, if any		
Franz Petter		
Fourth inventor's signature		Date
Residence Hohenweg 20, D-85247 Schwabhausen,	Germany Hoehenweg 20, D-85247 O	berroth DEV
Citizenship German		— VF A
Post Office Address		
Hohenweg 20, D-85247 Schwabhausen,	Germany Hoehenweg 20, D-85247 0	berroth
Full name of fifth inventor, if any		
Full name of fifth inventor, if any		
Full name of fifth inventor, if any Fifth inventor's signature		Date
		Date
Fifth inventor's signature		Date
Fifth inventor's signature Residence		Date
Fifth inventor's signature Residence Citizenship		Date
Fifth inventor's signature Residence Citizenship		Date
Fifth inventor's signature Residence Citizenship		Date
Fifth inventor's signature Residence Citizenship Post Office Address		Date
Fifth inventor's signature Residence Citizenship Post Office Address Full name of sixth inventor, if any		
Fifth inventor's signature Residence Citizenship Post Office Address Full name of sixth inventor, if any Sixth inventor's signature Residence		
Fifth inventor's signature Residence Citizenship Post Office Address Full name of sixth inventor, if any Sixth inventor's signature		

Docket No. KSN0012

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,


I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled						
ELECTRONIC MODUL METALLIZATION	E, ESPECIALLY A MUI	TICHIP MODULE, WITH MULTI-LA	AYER			
the specification of wh	ich					
(check one)						
☑ is attached hereto.						
□ was filed on		as United States Application No	. or PCT International			
Application Number	∍r					
and was amended	on					
		(if applicable)				
•		erstand the contents of the above endment referred to above.	identified specification,			
_	=	nited States Patent and Trademar y as defined in Title 37, Code of				
Section 365(b) of any any PCT International listed below and have	foreign application(s) application which desi also identified below, FPCT International app	ler Title 35, United States Code, for patent or inventor's certificate gnated at least one country other to checking the box, any foreign a plication having a filing date before	e, or Section 365(a) of han the United States, pplication for patent or			
Prior Foreign Application	on(s)		Priority Not Claimed			
DE 198 46 662.5	Germany	9 October 1998				
(Number)	(Country)	(Day/Month/Year Filed)				
(Number)	(Country)	(Day/Month/Year Filed)				
(Number)	(Country)	(Day/Month/Year Filed)				

application(s) listed below:	35 U.S.C. Section	1.13a(e) . ot	any United	States	provisional
(Application Serial No.)	(Filing Date)				
(Application Serial No.)	(Filing Date)				
(Application Serial No.)	(Filing Date)				

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

PCT/DE99/03247	8 October 1999	Pending
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.



POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Eric J. Groen, 32,230

Gerard T. Gallagher, 39,679

Robert D. Null, 40,746

Daniel Tychonievich, 41,358

Deborah R. Beck, 37,370

Michael D. Beck, 32,722

Kevin R. Erdman, 33,687

John F. Hoffman, 26,280

Anthony Niewyk, 24,871

Nancy G. Tinsley, 37,098

Arthur R. Whale, 18,778

Send Correspondence to: Eric J. Groen

Baker & Daniels

205 West Jefferson Blvd., Suite 250

South Bend, IN 46601

Direct Telephone Calls to: (name and telephone number) Eric J. Groen (219)234-4149

Full name of sole or first inventor

Harry Hedler

Sole or first inventor's signature

Date

Residence

Pclargonienweg 50 A; D-81377 Munchen, Germany

Jahnstrasse 8, D-82110 Germering

Citizenship

German

Post Office Address

Pelargonienweg 50 A, D 81377 Munchen, Germany Jahnstrasse 8, D-82110 Germering

Full name of second inventor, if any

Gregor Feiertag

Second inventor's signature

Ruffinistrasse 22, D-80637 Munchen, Germany

Citizenship

German

Post Office Address

Ruffinistrasse 22, D-80637 Munchen, Germany

Third inventors signature		
Third inventor's signature		Date
Residence		
Jagerweg 11, D-83620 Feldkirchen-Westerham, Ge Citizenship	ermany	
German		
Post Office Address Jagerweg 11, D-83620 Feldkirchen-Westerham, Ge	ermany	
	-	
Full name of fourth inventor, if any Franz Petter		
Fourth inventor's signature		Date
Residence Hohenweg 20, D-85247 Schwabhausen, Germany	Hoehenweg 20, D-85247 Oberroth	
Citizenship German	2002 // 002 // 002 // 002	
Post Office Address		
Hohenweg 20, D-85247 Schwabhausen, Germany	Hoehenweg 20, D-85247 Oberroth	
Full name of fifth inventor, if any		
Full name of fifth inventor, if any		Date
-ifth inventor's signature		Date
Fifth inventor's signature		Date
-ifth inventor's signature		Date
Fifth inventor's signature		Date
Fifth inventor's signature Residence Citizenship		Date
Fifth inventor's signature Residence Citizenship		Date
Fifth inventor's signature Residence Citizenship		Date
Fifth inventor's signature Residence Citizenship Post Office Address		
Fifth inventor's signature Residence Citizenship Post Office Address		Date
Fifth inventor's signature Residence Citizenship Post Office Address full name of sixth inventor, if any ixth inventor's signature esidence		
Fifth inventor's signature Residence Citizenship Post Office Address full name of sixth inventor, if any fixth inventor's signature		

Docket No.	
KSN0012	

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original,

willcit a paterit is su	ught on the invention enti	tled	which is c	
ELECTRONIC MODU METALLIZATION	ULE, ESPECIALLY A MUL	FICHIP MODULE, WITH MULTI-L	AYER	
the specification of v	which			
(check one)				
☑ is attached heret	to.			
us filed on		as United States Application No	o. or PCT	International
Application Numl	ber			
and was amende	ed on			
		(if applicable)		
I hereby state that I including the claims,	have reviewed and under as amended by any ame	rstand the contents of the above andment referred to above.	identified	d specification,
I acknowledge the d	uty to disclose to the Un	ited States Patent and Trademar	k Office	all information
Section 1.56.	inaterial to patentability	as defined in Title 37, Code o	f Federa	l Regulations,
Section 1.56. I hereby claim foreign Section 365(b) of an any PCT International listed below and have	gn priority benefits underly foreign application(s) to all application which designed also identified below, by or PCT International appl	as defined in Title 37, Code of the Title 35, United States Code, for patent or inventor's certificate nated at least one country other by checking the box, any foreign a lication having a filing date before	Section e, or Sec than the l	119(a)-(d) or tion 365(a) of United States,
Section 1.56. I hereby claim foreig Section 365(b) of an any PCT International listed below and have inventor's certificate of the section o	gn priority benefits underly foreign application(s) to all application which designed also identified below, by or PCT International applicationed.	er Title 35, United States Code, for patent or inventor's certificate nated at least one country other to y checking the box, any foreign a	Section e, or Sec than the t application that of the	119(a)-(d) or tion 365(a) of United States,
Section 1.56. I hereby claim foreign Section 365(b) of an any PCT International listed below and have inventor's certificate con which priority is class.	gn priority benefits underly foreign application(s) to all application which designed also identified below, by or PCT International applicationed.	er Title 35, United States Code, for patent or inventor's certificate nated at least one country other to y checking the box, any foreign a	Section e, or Sec than the t application that of the	119(a)-(d) or tion 365(a) of United States, n for patent or he application
Section 1.56. I hereby claim foreign Section 365(b) of an any PCT International listed below and have inventor's certificate on which priority is claim. Prior Foreign Application	gn priority benefits underly foreign application(s) to all application which designed also identified below, by or PCT International application(s)	er Title 35, United States Code, for patent or inventor's certificate nated at least one country other to checking the box, any foreign a lication having a filing date before	Section e, or Sec than the t application that of the	119(a)-(d) or tion 365(a) of United States, n for patent or he application
Section 1.56. I hereby claim foreign Section 365(b) of an any PCT International listed below and have inventor's certificate on which priority is claim. Prior Foreign Applicate DE 198 46 662.5	gn priority benefits underly foreign application(s) for all application which designed also identified below, by or PCT International application(s) Germany	er Title 35, United States Code, for patent or inventor's certificate nated at least one country other by checking the box, any foreign a lication having a filing date before 9 October 1998	Section e, or Sec than the t application that of the	119(a)-(d) or tion 365(a) of United States, n for patent or he application

ı			÷
	111111	18111	Treet Speed
	11,541	11	il Contract
ľ	H	5	Ē
		F. H.	淬珠
ł		=	ì
	au Hea	=	:
I	283		
-	adia.		
	Spar 18		
i	Hann	4	in the
	Hom		
			•
I	Hank		
	Willes Amilia		

I hereby claim the benefit under application(s) listed below:	35 U.S.C. Section	of any United States provisional
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

	PCT/DE99/03247	8 October 1999	Pending
(.	Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(,	Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(,	Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Eric J. Groen, 32,230

Gerard T. Gallagher, 39,679

Robert D. Null, 40,746

Daniel Tychonievich, 41,358

Deborah R. Beck, 37,370

Michael D. Beck, 32,722

Kevin R. Erdman, 33,687

John F. Hoffman, 26,280

Anthony Niewyk, 24,871

Nancy G. Tinsley, 37,098

Arthur R. Whale, 18,778

Send Correspondence to:

Eric J. Groen

Baker & Daniels

205 West Jefferson Blvd., Suite 250

South Bend, IN 46601

Direct Telephone Calls to: (name and telephone number)

Eric J. Groen (219)234-4149

Full name of sole or first inventor Harry Hedler

Sole or first inventor's signature

Date

Residence

Book Book Store

Pelargonienweg 50 A, D-81377 Munchen, Germany Jahnstrasse 8, D-82110 Germering

Citizenship

German

Post Office Address

Pelargonienweg 50 A., D 813'17 Munchen, Germany Jahnstrasse 8, D-82110 Germering

Full name of second inventor, if any

Gregor Feiertag

Second inventor's signature

Residence

Ruffinistrasse 22, D-80637 Munchen, Germany

Citizenship

German

Post Office Address

Ruffinistrasse 22, D-80637 Munchen, Germany

Full name of third inventor, if any		
Peter Deml		
Third inventor's signature		6.7.01
Residence Jagerweg 11, D-83620 Feldkirchen-Westerham, Ge	ermany	0:7.07
Citizenship German		
Post Office Address Jagerweg 11, D-83620 Feldkirchen-Westerham, Ge	rmany	
	Dent Rote	
Full name of fourth inventor, if any Franz Petter		
Fourth inventor's signature		Date
Residence Hohenweg 20, D-85247 Schwabhausen, Germany	Hoehenweg 20, D-85247 Oberroth	:
Citizenship G erman		
Post Office Address Hohenweg 20, D-85247 Schwabhausen, Germany	Hoehenweg 20, D-85247 Oberroth	
	3 , 1 = 1 = 1	
ull name of fifth inventor, if any	1	
ifth inventor's signature		Date
Residence		
itizenship		
ost Office Address		
ull name of sixth inventor, if any		
xth inventor's signature		Date
esidence		
tizenship		
ost Office Address		

Docket No.	
KSN0012	

Declaration and Power of Attorney For Patent Application

	English La	nguage Declaration	
As a below named it	nventor, i hereby declare	that:	
My residence, post	office address and citizer	aship arë as stated below next to m	y name,
first and joint invent		ntor (if only one name is listed below ited below) of the subject matter whited	
ELECTRONIC MODI	ULE, ESPECIALLY A MUL	TICHIP MODULE, WITH MULTI-LA	YER
the specification of	which		
(check one)			
⊠ is attached here	to.		
🔾 was filed on		as United States Application No.	or PCT International
Application Num			,
and was amend	ed on		
		(if applicable)	
i hereby state that I including the claims	have reviewed and undi , as amended by any am	erstand the contents of the above i endment referred to above.	dentified specification,
I acknowledge the c known to me to be Section 1.56.	duty to disclose to the Up material to patentabilit	nited States Patent and Trademark y as defined in Title 37, Code of	COffice all information Federal Regulations,
any PCT Internation listed below and har	iny toreign application(s) Ial application which desi Ve also identified below, I For PCT International an	ler Title 35, United States Code, for patent or inventor's certificate gnated at least one country other to the checking the box, any foreign application having a filing date before	or Section 365(a) of han the United States.
Prior Foreign Applic	ation(s)		Priority Not Claimed
DE 198 46 662.5	Germany	9 October 1998	
(Number)	(Country)	(Day/Month/Year Filed)	
(Number)	(Country)	(Day/Month/Year Filed)	O
(Number)	(Country)	(Day/Month/Year Filed)	

Form PTO-SB-01 (9-95) (Notified)

(Day/Month/Year Filed)

Patent and Trademark Office-U.S. DEPARTMENT OF COMMERCE

(Application Serial No.)	(Filing Date)	•
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
hereby claim the benefit under Section 365(c) of any PCT Internations of a section 365(c) of any PCT Internations United States or PCT International U.S.C. Section 112, I acknowledge Office all information known to make Section 1.56 which became available.	ational application designating each of the claims of this application in the manner part the duty to disclose to the ne to be material to patentable between the filing date of	the United States, listed below plication is not disclosed in the provided by the first paragraph United States Patent and Trade lifty as defined in Title 37, C. 1
Section 365(c) of any PCT Internations of a section 365(c) of any PCT International United States or PCT International U.S.C. Section 112, I acknowledge Office all Information known to me to the section 365 of the section 112, I acknowledge of the section and the sectio	ational application designating each of the claims of this application in the manner part to the duty to disclose to the ne to be material to patentable between the filing date of his application:	the United States, listed below plication is not disclosed in the provided by the first paragraph United States Patent and Trade lifty as defined in Title 37, C. I the prior application and the na
Section 365(c) of any PCT Internations as the subject matter of e United States or PCT Internationa U.S.C. Section 112, I acknowledge Office all Information known to medical to the PCT International filing date of the International	ational application designating each of the claims of this application in the manner part the duty to disclose to the ne to be material to patentable between the filing date of	the United States, listed below plication is not disclosed in the provided by the first paragraph United States Patent and Trade lifty as defined in Title 37, C. 1
Section 365(c) of any PCT Internations of a street subject matter of a United States or PCT International U.S.C. Section 112, I acknowledge Office all information known to make the section 1.56 which became available or PCT International filing date of the PCT/DE99/03247	ational application designating rach of the claims of this application in the manner part of the duty to disclose to the reto be material to patentable between the filing date of his application: 8 October 1999	the United States, listed below plication is not disclosed in the provided by the first paragraph United States Patent and Trade lifty as defined in Title 37, C, I the prior application and the na Pending (Status)

agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Eric J. Groen, 32,230

Gerard T. Gallagher, 39,679

Robert D. Null, 40,746

Daniel Tychonievich, 41,258

Deborah R. Beck, 37,370

Michael D. Beck, 32,722

Kevin R. Broman, 33,687

John F. Hoffman, 26,280

Anthony Niewyk, 24,871

Nancy G. Tinsley, 37,098

Send Correspondence to: Eric J. Green

Acthur R. Whale, 18,778

Tank Hall Bank

gr.

Baker & Daniels

205 West Jefferson Blvd., Suite 250

South Bend, IN 46601

Direct Telephone Calls to: (name and telephone number)

Eric J. Groen (219)234-4149

Full name of sole or first inventor

Harry Hedler

Sole or first inventor's signature

Residence

Pelargonicannes 50 1, D 81377 Manchen, Germany Jahnstrasse 8, D-82110 Germering

Chizanship

German

Post Office Address

Telargonicannes 50 1, D-81377 Manchen, Germany Jahnstrasse 8, D-82110 Germering

Address

Telargonicannes 50 1, D-81377 Manchen, Germany Jahnstrasse 8, D-82110 Germering

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or

full name of second inventor, if any Gregor Feiertag	
Second inventors signature	Moy 27, 2007
Ruffinistresse 22, D-80637 Munchen, Germany Gitzenship German	
Post Office Address Ruffinistrasse 22, D-80637 Munchen, Germany	

Form PTO-SB-01 (6:35) (Modified)

Patent and Trademork Office-U.S. DEPARTMENT OF COMMERCE

ull name of third inventor, if any Peter Demi		
Third inventor's signature		6.7. ON
Rezidence		· · · · · · · · · · · · · · · · · · ·
Lagerwog 11, D-83620 Feldkörchen-Westerham, Get Citzenship	many	0,70.6
Gernian		
Post Office Address Jagerweg 11, D-83620 Feldkirdhen-Westerham, Ger	many	
	Don't Jok	
Full risme of fourth inventor, ¥ any Franz Petter		
Fourth inventor's signature		Date 8.10.2
Fedidenze Hohenweg 20, D-85247 S chwabhawsen, Germany	Hoehenweg 20, D-85247 Oberroth	
Citizenship German		
Post Office Address Hohenweg 20, D-85247 Schwabbensen, Germany	Hoehenweg 20. D-85247 Oberroth	
	Thus Tell	
Full name of fifth inventor, if any		
Full name of fifth inventor, if any		Date
		Date
Fith inventors signature		Date
Fith inventors signature Residence		Data
Fith inventors signature Residence Chizenship		Date
Fith inventors signature Residence Citizenship Post Office Address		Date
Fith inventore signature Residence Citizenship Post Office Address Full frame of sixth inventor, if any		Date
Fith inventors signature Residence Citizenship Post Office Address		Date
Fith inventore signature Residence Citizenship Post Office Address Full frame of sixth inventor, if any		
Fifth inventors signature Residence Citizenship Post Office Address Full hame of sixth inventor, Y any Sixth inventor's signature		